

Semiconductor Device and Method of Manufacturing the  
Semiconductor Device

Background of the Invention

5 1. Technical Field

The present invention relates to a semiconductor device and to a method of manufacturing the semiconductor device.

2. Background Art

In order to increase a degree of integration and to 10 simplify a manufacturing process in a BiCMOS semiconductor integrated circuit and the like, it has been conventional to employ a method for forming an electrode through direct contact between refractory materials, such as between silicon and poly-silicon or between poly-silicon and poly-silicon.

15 Figs. 5, 6 and 7 are drawings to explain an example of BiCMOS semiconductor device according to a prior art that includes a direct contact portion between the refractory materials and a method of manufacturing thereof. In the drawings, reference numeral 1 is a p-type silicon substrate; 20 numeral 2 is an n-type buried and diffused layer; numeral 3 is an n-type epitaxial layer; numeral 4 is a p-type isolation layer; numeral 5 is a p-type well layer. Numeral 6 is a LOCOS (local oxidation of silicon) oxide film; numeral 7 is a gate insulating oxide film; numeral 8 is a p-type base layer; numeral 25 9 is an n-type emitter layer; and numeral 10 is a lower layer poly-silicon electrode film. Numeral 11 is an upper layer poly-silicon electrode film; numeral 12 is a WSi electrode film; numeral 13 is a p-type source/drain diffused layer; and numeral 14 is an n-type source/drain diffused layer. Numeral 15 is 30 an interlayer insulating film comprising BPSG (Boro-phospho

Silicate Glass) or the like; numeral 16 is a metallic electrode film composed of an AlSiCu film or the like. Numeral 17 is a final passivation film composed of a p-SiN film or the like; and numeral 30 is a natural oxidation film.

5 Now, a method of manufacturing the BiCMOS semiconductor device in the prior art will be described with reference to Figs. 6 and 7.

First, as shown in Fig. 6(a), the n-type epitaxial layer 3 is formed on the entire surface of the p-type silicon substrate 10 1 after selectively forming the n-type buried duffused layer 2 in the substrate. Then, the LOCOS oxide film 6 is formed by LOCOS process after forming the p-type isolation layer 4 and the p-type well layer 5. Further, the gate insulating oxide film 7 of about 10nm to 100nm in thickness is formed.

15 Then, as shown in Fig. 6(b), the lower layer poly-silicon electrode film 10 is formed on the entire surface of the substrate by low pressure CVD process after selectively forming the p-type base layer 8 by photolithography process and ion implantation process. Then, the lower layer poly-silicon electrode film 20 10 and the gate insulating oxide film 7 are selectively etched using a resist formed by photolithography process, then arsenic is implanted by ion implantation process, whereby the n-type emitter layer 9 is formed.

Then, washing or cleaning of organic residue away from 25 the resist and so on used in the photolithography process is carried out prior to the formation of the upper layer poly-silicon electrode film 11. A series of cleaning process is shown in Fig. 8. In the final deionized-water rinsing step (S9) and in the drying (IPA vapor drying, spin drying or warm 30 air drying) step (S10) in the cleaning process, it sometimes

happens that a natural oxidation film 30 grows with a locally large variation in thickness. The natural oxidation film grows due to surface oxidation reaction in the chemical processing step and/or reaction of water remaining due to insufficient 5 drying in the drying step.

Then, as shown in Fig. 6(c), the arsenic ion is implanted in the entire surface of the upper layer poly-silicon electrode film 11 after forming the upper layer poly-silicon electrode film 11 by low pressure CVD process, and then, the arsenic ion 10 implanted in the upper layer poly-silicon electrode film 11 is activated by heat treatment at about 800°C to 900 °C and diffused into the lower layer poly-silicon electrode film 10, so that the resistance between the upper layer poly-silicon electrode film 11 and the lower layer poly-silicon electrode 15 film 10 is reduced.

Then, as shown in Fig. 7(a), the electrode film 12 of WSi being one of the low resistant high refractory metals, is formed by spattering method. Subsequently, the WSi electrode film 12, the upper layer poly-silicon electrode film 11 and 20 the lower layer poly-silicon electrode film 10 of which resistance has reduced are selectively etched by photolithography process and etching, so that a bi-polar emitter electrode and a MOS gate electrode are formed.

Then, as shown in Fig. 7(b), the p-type source/drain 25 diffused layer 13 and the n-type source/drain diffused layer 14 are selectively formed by photolithography process and ion implantation process.

Then, as shown in Fig. 7(c), after forming the interlayer insulation film 15 composed of a BPSG film or the like on the 30 entire surface of the substrate, a contact hole is formed by

photolithography process and etching. Then, the metallic electrode film 16 composed of an AlSiCu film or the like is formed, and finally the final passivation film 17 composed of a p-SiN film or the like is formed. The conventional 5 semiconductor device is manufactured through the above-described process.

Since the conventional semiconductor device including the direct contact portion between the refractory materials, for example, between silicon and poly-silicon, poly-silicon 10 and poly-silicon or the like, has been manufactured through the foregoing procedure, there arise several problems as discussed below.

In the final deionized-water rinsing step (S9) and the 15 drying step (S10) of the cleaning process employed prior to the formation of the upper layer poly-silicon electrode film 11, a natural oxidation film 30 in the shape of stain, referred to as water-mark, may grow with a locally wide variation in thickness on the surface of the silicon wafer, resulting from naturally drying water drop stuck on the surface during or after 20 the drying step. However, as the phenomenon of water drop adhesion is a phenomenon depending upon probability, the natural oxidation film 30 is formed, in some cases, on the interface between the n-type emitter layer 9 and the upper layer poly-silicon electrode film 11 as shown in Fig. 9(a), while 25 in some other cases, not formed as shown in Fig. 9(b). In the connection between the n-type emitter layer 9 and the upper layer poly-silicon electrode film 11, it is ideal that the natural oxidation film 30 is not formed and the contact resistance is low as shown Fig. 9(b). However, in actual 30 process, as shown in Fig. 9(a), the natural oxidation film 30

with large variation in local thickness is usually formed on the interface between the n-type emitter layer 9 and the upper layer poly-silicon electrode film 11, whereby variation in contact resistance occurs. Moreover, in the BiCMOS portion, 5 as the arsenic ion implanted in the upper layer poly-silicon electrode film 11 through the natural oxidation film 30 with the wide variation of local thickness thereof is diffused in the lower layer poly-silicon electrode film 10, the state of diffusion of the arsenic ion varies from place to place in the 10 lower layer poly-silicon electrode film 10. As a result, a problem exists in that something abnormal takes place in device characteristics.

#### Summary of the Invention

15 The present invention was made to resolve the above-discussed problem and has an object of providing a semiconductor device having stability in device characteristics, in which variation in contact resistance between silicon and poly-silicon or between poly-silicon and 20 poly-silicon is reduced. Another object of the invention is to provide a method of manufacturing suitable for the semiconductor device.

A semiconductor device according to the invention comprises; a silicon semiconductor layer of first conductivity type; an insulating oxide film having an opening and laminated on the mentioned silicon semiconductor layer of first conductivity type; a first poly-silicon film formed on the mentioned insulating oxide film and having an opening located at the same position as the opening formed in the mentioned 25 insulating oxide film; an impurity diffused layer of second 30

conductivity type formed on an exposed portion of the mentioned silicon semiconductor layer of first conductivity type, the exposed portion being exposed through the openings of the mentioned insulating oxide film and the mentioned first 5 poly-silicon film; a second poly-silicon film formed on the mentioned first poly-silicon film and in the mentioned openings; and a thin uniform oxide film serving as a contact and having a removed portion uniformly formed between the mentioned 10 impurity diffused layer of second conductivity type and the mentioned second poly-silicon film and between the mentioned first poly-silicon film and the mentioned second poly-silicon film.

A method of manufacturing a semiconductor device according to the invention comprises the steps of: laminating 15 an insulating oxide film and a first poly-silicon film sequentially in order on a silicon semiconductor layer of first conductivity type; forming an opening by selectively etching the mentioned insulating oxide film and the mentioned first poly-silicon film and exposing a part of the mentioned silicon 20 semiconductor layer of first conductivity type through the mentioned opening; forming an impurity diffused layer of second conductivity type by implanting an impurity of second conductivity type into the exposed portion of the mentioned silicon semiconductor layer of first conductivity type; 25 removing a natural oxidation film from the mentioned impurity diffused layer of second conductivity type and the mentioned first poly-silicon film by applying HF (hydrofluoric acid) treatment; forming a thin uniform oxide film on the surface 30 of the mentioned impurity diffused layer of second conductivity type and on the surface of the mentioned first poly-silicon

film from which the natural oxidation film has been removed; forming a second poly-silicon film on the entire surface of the substrate and implanting the impurity of second conductivity type in the mentioned second poly-silicon film; activating the 5 mentioned impurity of second conductivity type implanted in the mentioned second poly-silicon film and diffusing the mentioned impurity of second conductivity type into the mentioned first poly-silicon film through the mentioned thin uniform oxide film; and forming uniformly a removed portion 10 in the mentioned thin uniform oxide film by applying a high temperature annealing treatment for a short time and forming a thin uniform oxide film serving as contact having the uniformly formed removed portion.

It is preferable that the thin uniform oxide film is formed 15 by H<sub>2</sub>O<sub>2</sub> (hydrogen peroxide) treatment.

It is preferable that the thin uniform oxide film is about 0.5nm to 10nm in thickness.

It is preferable that temperature in the high temperature annealing treatment for a short time is about 950°C to 1150°C, 20 and treating time is about 10sec to 3min.

As described above, in the invention, by providing the H<sub>2</sub>O<sub>2</sub> treatment in the cleaning process prior to the formation of the upper layer poly-silicon film, a thin uniform oxide film of about 0.5nm to 10nm in thickness (to the extent of permitting 25 the impurity to diffuse through the film) is formed on the surface of the lower layer silicon or poly-silicon film, and after forming the upper layer poly-silicon film, a removed portion is uniformly formed in the thin uniform oxide film by applying the high temperature annealing treatment for a short time using 30 RTP (Rapid Thermal Process). As a result, variation in contact

resistance between the upper layer poly-silicon film and the lower layer silicon or poly-silicon film is reduced. Furthermore, by diffusing the impurity into the lower layer poly-silicon film through the thin uniform oxide film in the 5 BiCMOS structure portion, it becomes possible to obtain a semiconductor device having stable device characteristics.

#### Brief Description of the Drawing

Fig. 1 is a cross sectional view showing a semiconductor 10 device according to Embodiment 1 of the present invention.

Figs. 2 are cross sectional views each showing a manufacturing process of the semiconductor device according to Embodiment 1 of the invention.

Figs. 3 are cross sectional views each showing a 15 manufacturing process of the semiconductor device according to Embodiment 1 of the invention.

Fig. 4 is a flow chart showing cleaning steps in the manufacturing process of the semiconductor device according to Embodiment 1 of the invention.

20 Fig. 5 is a cross sectional view showing a semiconductor device of this type according to the prior art.

Figs. 6 are cross sectional views each showing a manufacturing process of the semiconductor device according to the prior art.

25 Figs. 7 are cross sectional views each showing a manufacturing process of the semiconductor device according to the prior art.

Fig. 8 is a flow chart showing cleaning steps in the manufacturing process of the semiconductor device according 30 to the prior art.

Figs. 9 are views to explain problems incidental to the semiconductor device according to prior art.

#### Description of the Preferred Embodiments

##### 5 Embodiment 1.

A BiCMOS semiconductor device and a method of manufacturing the same according to the preferred embodiment of the present invention is hereinafter described with reference to the accompanying drawings.

10 Fig. 1 is a cross sectional view showing a semiconductor device according to Embodiment 1 of the invention. Fig. 2 and 3 are cross sectional views showing a manufacturing process of the semiconductor device according to Embodiment 1 of the invention.

In the drawings, reference numeral 1 is a p-type silicon substrate, numeral 2 is an n-type buried diffused layer, numeral 3 is an n-type epitaxial layer, and numeral 4 is a p-type isolation layer. Numeral 5 is a p-type well layer, numeral 6 is a LOCOS (Local Oxidation of Silicon) oxide film, numeral 7 is a gate insulating oxide film, numeral 8 is a p-type base layer, and 20 numeral 9 is an n-type emitter layer. Numeral 10 is a lower layer poly-silicon electrode film, numeral 11 is an upper layer poly-silicon electrode film, and numeral 12 is a WSi electrode film. Numeral 13 is a p-type source/drain diffused layer, and numeral 14 is an n-type source/drain diffused layer. Numeral 25 15 is an interlayer insulating film comprising BPSG (Boro-phospho Silicate Glass) or the like, and numeral 16 is a metallic electrode film comprising an AlSiCu film or the like. Numeral 17 is a final passivation film composed of a p-SiN film or the like, numeral 20 is a thin uniform oxide film, and numeral 30 20a is an oxide film including a removed portion uniformly

formed.

Now, a method of manufacturing the BiCMOS semiconductor device is described below.

First, as shown in Fig. 2(a), after selectively forming 5 the n-type buried duffused layer 2 in the substrate, the n-type epitaxial layer 3 is formed on the entire surface of the p-type silicon substrate 1. Then, the LOCOS oxide film 6 is formed by the LOCOS process after forming the p-type isolation layer 4 and p-type well layer 5. Subsequently, the gate insulating 10 oxide film 7 of about 10 to 100nm in thickness is formed.

Then, as shown in Fig. 2(b), after selectively forming the p-type base layer 8 by photolithography process and ion implantation process, the lower layer poly-silicon electrode film 10 is formed on the entire surface of the substrate by 15 low pressure CVD process. Subsequently, the lower layer poly-silicon electrode film 10 and the gate insulating oxide film 7 are selectively etched using a resist formed by the photolithography process to form an opening A. Further, an n-type impurity such as arsenic is implanted through this opening 20 by ion implantation process, whereby the n-type emitter layer 9 is formed.

Then, cleaning is carried out according to the flow chart shown in Fig. 4, prior to the formation of the upper layer poly-silicon electrode film 11. The cleaning process comprises 25 the steps of SPM ( $H_2SO_4 + H_2O_2$ ) cleaning (T1), deionized-water rinsing (T2), APM ( $NH_4OH + H_2O_2 + H_2O$ ) cleaning (T3), deionized-water rinsing (T4), HPM ( $HCl + H_2O_2 + H_2O$ ) cleaning (T5), deionized-water rinsing (T6), HF treating (T7), deionized-water rinsing (T8),  $H_2O_2$  treating (T9), 30 deionized-water rinsing (T10), final deionized-water rinsing

(T11) and final drying (T12). The H<sub>2</sub>O<sub>2</sub> treating step (T9) is carried out prior to the final deionized-water rinsing step (T11) so that the thin uniform oxide film 20 of about 0.5nm to 10nm in thickness is formed on the surface of the n-type 5 emitter layer 9 and the lower layer poly-silicon electrode film 10, thereby imparting hydrophilicity on the entire surface. Subsequently, chemicals are removed in the final deionized-water rinsing step (T11). Further, drying is carried out in the final drying step (T12) using IPA vapor dry, spin 10 dry, hot air dry or the like. Meanwhile, during or after drying in the final drying step (T12), each water drop adhering on the surface can naturally dry out as the water drop spreads without being retained by surface tension due to hydrophilicity of the thin uniform oxide film 20 existing on the surface.

\*15 Then, as shown in Fig. 2(c), the upper layer poly-silicon electrode film 11 is formed by low pressure CVD process using a CVD formation equipment in which atmosphere is preliminarily replaced with a cold oxygen (O<sub>2</sub>) free atmosphere, e.g., nitrogen (N<sub>2</sub>) atmosphere. Thereafter, an n-type impurity, e.g., arsenic 20 is ion-implanted in the entire surface of the upper layer poly-silicon electrode film 11. The arsenic ion implanted in the upper layer poly-silicon electrode film 11 is then activated by heat treatment at about 800°C to 900°C. As a result, the arsenic ion is evenly diffused into the lower layer poly-silicon 25 electrode film 10 through the thin uniform oxide film 20, whereby resistance of the upper layer poly-silicon electrode film 11 and the lower layer poly-silicon electrode film 10 is reduced.

Then, a short time high temperature annealing treatment is carried out by RTP (Rapid Thermal Process) for about 3 min. 30 at about 950°C to 1150°C. In this annealing step, the thin

uniform oxide film 20 is uniformly broken and removed by viscous flow so as to form a thin uniform oxide film for contact 20a which accomplishes a contact between the upper layer poly-silicon electrode film 11 and the n-type emitter layer 5 9. At the same time, a contact is made between the upper layer poly-silicon electrode film 11 and the lower layer poly-silicon electrode film.

Then, as shown in Fig. 3(a), the WSi electrode film 12 being one of the low resistant refractory metals is formed by 10 spattering method. Further, the upper layer poly-silicon electrode film 11 and the lower layer poly-silicon electrode film 10 respectively of reduced resistance, as well as the WSi electrode film and the oxide film for contact 20a are selectively etched by photolithography process and etching, whereby a 15 bi-polar emitter electrode and a MOS gate electrode are formed.

Then, as shown in Fig. 3(b), the p-type source/drain diffused layer 13 and the n-type source/drain diffused layer 14 are selectively formed by photolithography process and ion implantation process.

20 Then, as shown in Fig. 3(c), after forming the interlayer insulation film 15 composed of a BPSG film or the like on the entire surface, a contact hole is formed by photolithography process and etching. Subsequently, the metallic electrode film 16 composed of an AlSiCu film or the like is formed and finally 25 the final passivation film 17 composed of a p-SiN film or the like is formed. Thus, a semiconductor device is manufactured through the above-described process.

In addition, the short time high temperature annealing treatment by RTP is not necessarily required to be carried out 30 strictly in order of the steps described above, but may be carried

out in any step after completing the formation of the upper layer poly-silicon electrode film 11.

Although the n-type emitter layer 9 is formed by selectively implanting the n-type impurity into the p-type base 5 layer 8 on the p-type silicon substrate 1 in the semiconductor device according to this embodiment, the same advantage is achieved also in a semiconductor device in which an n-type emitter layer is formed by selectively implanting an n-type impurity directly into a p-type silicon substrate.

10 In this embodiment, during the cleaning process before forming the upper layer poly-silicon electrode film 11, the H<sub>2</sub>O<sub>2</sub> treatment is carried out prior to the final deionized-water rinsing step, a thin uniform oxide film 20 of about 0.5nm to 10nm in thickness is formed on the surface of the n-type emitter 15 layer 9 as well as on the surface of the lower layer poly-silicon electrode film 10, and after forming the upper layer poly-silicon electrode film 11, the short time high temperature annealing treatment is applied by RTP. Accordingly, a removed portion can be uniformly formed in the thin uniform oxide film. As 20 a result, the variation not only in contact resistance between the upper layer poly-silicon electrode film 11 and the n-type emitter layer 9, but also in contact resistance between the upper layer poly-silicon electrode film 11 and the lower layer poly-silicon electrode film 10 are reduced, resulting in stable 25 device characteristics.

Furthermore, by limiting the thickness of the oxide film 20 formed on the surface of the lower layer poly-silicon electrode film 10 to a thickness such that the impurity implanted in the upper poly-silicon electrode film 11 can be diffused 30 into the lower layer poly-silicon electrode film 10 through

the oxide film 20, the diffusion state of the impurity in the lower layer poly-silicon electrode film 10 can be made uniform.